Abstract
Introduction
The average power consumption of CMOS can be modelled with the following equation [5, 23, 24, 4, 28] .
The dominate part of P avg is the dynamic power, P Dynamic , caused by P switching and P short−circuit .
Here we emphasize on the minimization of P switching which can be expressed by the following equation:
In most of the cases, V swing = V dd , therefore the equation 2 can be re-written as
From the equation 3, there are four parameters that we can consider to change [15] . i.e. the node transition activity factor K, load capacitance C out , supply voltage V dd , and working frequency f .
Strategies

by Sources
As indicated in equation 3, the switching power consumption decreases quadratically with the decrease of V dd and decreases linearly with the decrease of the other parameters. Therefore, there are various approaches depending on different parameters.
Swing voltage V swing : Because most of the time V swing equals to V dd , most researches concentrate on lowering supply voltage, although there are some researches try to decrease the swing voltage from the range of V gnd to V ddH to the range of V gnd to V ddL [22] .
Supply voltage V dd : The policies applied on this parameter including supply shutdown, variable voltage, and partial shutdown. Because of the different features of computations that can be either event-driven 1 in-nature or continuous 2 in nature, we use different approaches.
For example, we decrease the power consumption of an event-driven system by system shutdown when it is at inactivity periods, and reduce the power consumption of a continuous system by scaling the supply voltage according to the characteristic of unbalancing workload. The concerns of the shut down strategies are "how" and "when" to apply. While the first issue can be done by either stop the clock or switch off the supply voltage, the second one has to concern more complicated problems. On the other hand, though the scaling of supply voltage helps continuous system to minimize the power consumption, there are some overheads due to the increase of T d , the CMOS circuit delay. In order to solve this problem, some researches use higher sup-ply voltage in the critical path and use lower voltage in others so that the system can finish the works within given time while save the power consumed during the process [31, 6, 7, 14, 32, 10, 11] .
Effective capacitance C ef f =K · C out : There are some approaches try to lower the effective capacitance C ef f by lowering the transitions parameter K, or minimizing the load capacitor C out . Lowering the switching activities of the capacitors in a system can be achieved by restructuring the computation, communication, memory storage and hierarchy, and changing the data encoding, etc. [30] .
Clock frequency f : The observation that reducing the clock frequency can decrease power dissipation is very intuitive, but it also implies the working time is extended i.e. the performance is influenced. The techniques such as clock gating, variable frequency, and clock generator shutdown all belong to this approach. Further discussion can be found in [5, 20] .
Power management
In general, there are two groups of power minimization techniques, static and dynamic [17] . The former is applied during the design time and the latter manages to save the power consumption by scheduling the runtime behavior. As the policy dynamically changes the system's states, we call them Dynamic power management approaches, (DPM).
The basic assumption of DPM is, though the systems are designed to be able to work at peak state, most of the time they are not working at their full capacity [3] . As a result, DPM could save the power consumption by selectively placing components into low power consumption states such as idle or sleep [30, 29] . Prediction accuracy and power savings are the two criteria used to assess if the policy is appropriate or not. The heart of DPM is power manager (PM) which does not have a fixed shape. PM is an abstract idea exists in the system; it can be implemented in either software or hardware. In software, it can be applied on Operating System (OS) or written in hardware description language; in hardware, it can be applied to a circuit module or a chip [3] .
DPM techniques
The basic idea of DPM is that, since the workload of a system is usually not constant, therefore, if we can predict its status then we can reduce the power dissipation by some means [1] . Though leave the device "ON" when there is no workload wastes power, simply shutting off components as soon as they are not used might be counter productive as illustrated in figure 1 . This occurs when the system needs the idled components again within very short time. It is due to the fact that it takes time to recover their states and sometimes the power saved is less than the power consumed during states transitions [3, 17] .
The concept of break-even time, i.e. the minimum length of idle time to achieve power saving [17] , plays an important role here. If we do not consider the drawback of wake-up delay but only see from the energy point of view, the system should shutdown only when idle period t is longer than T be . Equation 4 explains the origin of T be .
In short, because of the latency penalty for wake-up, 
Heuristic policies
"When to shutdown" is the concern of heuristic policies [5] , which can be classified into time-out and predictive approaches.
Timeout techniques
The time-out policies can be either adaptive or nonadaptive [27, 26] . In general, both policies change the system into idle state after the system is not performing any task for a period of time T pre . In non-adaptive technique, T pre is fixed, so it is also called fixed timeout policy. It is the simplest DPM policy [18] that uses a time out value and assumes the system will continue to be idle for at least the break-even time after idle for the time out period [17] , see figure 2. In the adaptive approach, T pre can be adjusted by using the recent computation history to predict if the idle time will be longer than the break-even time or not.
Both adaptive and non-adaptive time-out techniques have two main disadvantages, one is the prediction must be accurate or it will lose rather than save power, and the other one is that there is still some power continuously dissipated during the waiting period [13, 1] . This method works when the idle time is long in average but does not perform very well on the other way round [13] . 
Predictive techniques
In stead of waiting for a fixed time period as time-out policies, the predictive techniques force the power state changes into low-power state as soon as it is predicted to stay idle for longer than break-even time, T be [30] . Some policies try to avoid the waiting time of waking up as in fixed time-out policies by using prediction of the workloads [13] , see figure 3 .
However, from figure 4 we can see wrong predictions still waste power which might happen either when the component is forced to transit into idle too late or wake up too early [17] . Therefore, in order to avoid the overhead due to the wrong prediction, it becomes necessary to improve the hit ratio and reduce the delay overhead [13] .
Stochastic techniques
In order to guarantee optimal result, there are some policies using stochastic process to model the the system and workload, i.e. the arrival of requests and Comparing to the stationary stochastic policy, the non-stationary stochastic policy generally has better power saving abilities when deal with the nonstationary wokloads due to its adaptive schemes [17] . The Discrete time Markov models evaluate the system at periodic time points, so it is not suitable for eventdriven cases. Continuous time Markov models do not have the periodic limitation of the discrete time models but they require all the stochastic processes to be exponential. In order to relax the exponential distributions requirements, semi-Markov models are proposed, in which one of the stochastic process needs not to be of exponential distribution. Time-indexed semi-Markov models can have multiple non-exponential processes but it becomes even more complex.
Discussion and conclusion
While many studies focused on the high performance requirement, low-power system design now gets more and more attention because of the growing demands from portable computing and communication devices [30] . Detailed discussion of power optimization can be found in [9, 23, 2, 1, 17, 19, 3, 18] .
The short discussion of resources of average power dissipation offers the overview of the concerns of power management. For systems with different characteristics we could apply either shutdown or scheduling techniques which are based on the consideration of supply voltage V dd and clock frequency f . To efficiently apply shutdown, scheduling, and state transition, it is not trivial but complicated. The existing approaches are numerous and can be generally classified by the natures of the methods as heuristic and stochastic approaches. There is no known ideal solution yet, many of the methods are data or system dependent and some are too complex though their dependency are superior than the others.
This survey only discusses the optimization aspect but not the other important element, power analysis. [21, 25, 12, 8, 16] cover the induction of this aspect. The demand of power management is increasing and more support in both analysis and optimization are necessary.
